



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/826,805	04/16/2004	Shih-Chang Shei	JCLA12240	1474
7590	02/17/2005		EXAMINER	
J.C. Patents, Inc. Suite 250 4 Venture Irvine, CA 92618			NADAV, ORI	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 02/17/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/826,805

Applicant(s)

SHEI ET AL.

Examiner

ori nadav

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 06 December 2004.
- 2a) ☒ This action is FINAL. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 3-9, 12, 14-20 and 23-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murata (6,483,184) in view of Durocher et al. (6,614,103).

Regarding claims 1 and 12, Murata teaches in figure 1 and related text a chip package structure, comprising:

- a submount 18 having a first surface and a second surface opposite to the first surface, a plurality of grooves 18a on sidewalls of the submount;

- a first patterned conductive film on a first part of the first surface 20, a first part of the second surface 26 and on a part of an inner wall of the grooves 28;

- a second patterned conductive film on a second part of the first surface 20, a second part of the second surface 26 and a remaining part of the inner wall of the grooves 28; and

- a chip 14 on the submount, wherein the chip has two electrodes electrically connecting with the first and second patterned conductive films 20, respectively.

Murata does not teach using the package for a flip-chip light emitting diode chip.

Art Unit: 2811

Durocher et al. teach in figure 12 using a package for a flip-chip light emitting diode chip 59.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a flip-chip light emitting diode chip in Murata's package in order to use the device in an application which requires a flip-chip light emitting diode chip.

Note that a recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. See *In re Casey*, 152 USPQ 235 (CCPA 1967) and *In re Otto*, 136 USPQ 458, 459 (CCPA 1963).

Note further that a recitation in a preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

Regarding claims 3-9, 14-20 and 23-25, prior art teaches m is a number of the grooves that are on a first sidewall of the submount and n is a number of the grooves that are on a second sidewall of the submount,

wherein the first sidewall and the second sidewall are adjacent to each other,

Art Unit: 2811

wherein the first sidewall and the second sidewall are opposite to each other,  
wherein  $m$  is equal and not equal to  $n$ ,  
wherein  $m$  is 1 and  $n$  is 1,  
wherein the grooves are on disposed on a sidewall at a corner of the submount,  
and  
wherein an angle formed between the sidewall and the bottom of the indentation  
is an obtuse angle,  
wherein at least one of the first patterned conductive film and the second  
patterned conductive film is commonly used by a plurality of the LED chip.

Regarding claims 10 and 21, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use bumps comprise a Sn-Pb alloy, a Sn-Au alloy or Au in prior art's device in order to improve the contact resistance of the device.

Regarding claim 12, Durocher et al. teach in figure 12 using a package for a flip-chip light emitting diode chip 59, wherein the light emitting diode chip 59 is formed inside an indentation of the submount. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form prior art's light emitting diode chip inside an indentation of the submount in order to improve the characteristics of the device.

Art Unit: 2811

Claims 2, 10-11, 13 and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murata and Durocher et al., as applied to claims 1 and 12 above, and further in view of Applicant Admitted Prior Art (AAPA).

Regarding claims 2, 10, 13 and 21, Murata and Durocher et al. teach substantially the entire claimed structure, as applied to claim 1 above, except two bumps disposed between the electrodes of the LED chip and the first patterned conductive film and the second patterned conductive film. AAPA teaches in figure 1B two bumps 106 disposed between the electrodes of the LED chip and the first patterned conductive film and the second patterned conductive film. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use two bumps disposed between the electrodes of the LED chip and the first patterned conductive film and the second patterned conductive film in prior art's device in order to reduce the resistance between the chip and the conductive films.

Regarding claims 11 and 22, AAPA teaches a submount comprises a material selected from the group consisting of aluminum nitride, boron nitride and zinc oxide.

### ***Response to Arguments***

Applicant argues that Murata does not equally disclose the same structure as recited in independent claims 1 and 12, because elements 20, 26 and 28 are used by the specific I/O terminal but not commonly used by other chips or other I/O terminals.

Art Unit: 2811

Independent claims 1 and 12 do not recite I/O terminal. Therefore, it is unclear to the examiner why Murata does not equally disclose the same structure as recited in independent claims 1 and 12. Furthermore, if elements 20, 26 and 28 are used by a specific I/O terminal of a chip, and plurality of chips are connected together, then elements 20, 26 and 28 are also used by other chips or other I/O terminals.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Art Unit: 2811

**Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.**

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(571) 272-1660**. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**

A handwritten signature in black ink, appearing to read 'Ori Nadav', with a stylized, flowing script.

O.N.  
2/16/05

ORI NADAV  
PRIMARY EXAMINER  
TECHNOLOGY CENTER 2800